Text this: System synthesis with VHDL