Francisci, E., & Jelemenská, K. (1999). Návrh a implementácia simulačného systému jazyka VHDL = The design and the implementation of the logical VHDL simulator: Dipl.práca. STU v Bratislave FEI.
Successfully copied to clipboard
Copying to clipboard failed
Citação norma Chicago
Francisci, Erik, and Katarína Jelemenská. Návrh a Implementácia Simulačného Systému Jazyka VHDL = The Design and the Implementation of the Logical VHDL Simulator: Dipl.práca. Bratislava: STU v Bratislave FEI, 1999.
Successfully copied to clipboard
Copying to clipboard failed
Citação norma MLA
Francisci, Erik, and Katarína Jelemenská. Návrh a Implementácia Simulačného Systému Jazyka VHDL = The Design and the Implementation of the Logical VHDL Simulator: Dipl.práca. STU v Bratislave FEI, 1999.
Successfully copied to clipboard
Copying to clipboard failed
Nota: a formatação da citação pode não corresponder 100% ao definido pela respectiva norma.