Algorithmic and register-transfer level synthesis:the system architect`s workbench /
Guardado en:
| Autor principal: | |
|---|---|
| Formato: | Libro |
| Lenguaje: | inglés |
| Publicado: |
Boston :
Kluwer Academic Publishers,
1990
|
| Materias: | |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: Algorithmic and register-transfer level synthesis:the system architect`s workbench /
- High-level VLSI synthesis /
- Algorithms and parallel VLSI architectures : Konf. Proceedings of the International Workshop on Algorithms and Parallel VLSI Architectures , Abbaye des Prémontrés,Pont-aMousson, France, 10.- 16. June 1990 : Obs. Vol.A., Tutorials, 475 s.. Vol.B., Proceedings, 524 s /
- System level hardware/software co-design : An industrial approach
- Synthesis and optimization of digital circuits /
- Proceedings the European conference on design automation with the European event in ASIC design : 2.diel:The user forum and AUROASIC prizes sessions : Konf. EURO ASIC '93, Paris, France, 22.- 25. Feb. 1993 : Obs. 1.zv.:, 601 s.. 2.zv.:, 274 s
- Combinatorial algorithms for integrated circuit layout /