Hardvérová realizácia PID algoritmov na obvodoch FPGA
Salvato in:
| Autore principale: | |
|---|---|
| Altri autori: | |
| Natura: | Manoscritto Libro |
| Lingua: | slovacco |
| Pubblicazione: |
2015
|
| Soggetti: | |
| Accesso online: | http://is.stuba.sk/zp/portal_zp.pl?podrobnosti=97636 |
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
MARC
| LEADER | 00000ntm a22000003a 4500 | ||
|---|---|---|---|
| 001 | stuzp49320 | ||
| 003 | SK-STU | ||
| 005 | 20160719153237.2 | ||
| 007 | ta | ||
| 008 | 150427s2015----xo-----f-mn---000-0-slo-d | ||
| 040 | |a STU |b slo | ||
| 041 | 0 | |a slo | |
| 100 | 1 | |a Buranský, Patrik |u 035000 |4 aut |U FEI Fakulta elektrotechniky a informatiky |T FEI Ústav informatiky a matematiky |X 53550 |U E050 |Y 816 |7 53550 | |
| 242 | 0 | 1 | |a The hardware implementation of PID algorithms on FPGAs |y eng |
| 245 | 1 | 0 | |a Hardvérová realizácia PID algoritmov na obvodoch FPGA |
| 260 | |c 2015 | ||
| 300 | |a 49 s., príl. |b CD-ROM | ||
| 650 | 4 | |a PID |2 slo | |
| 650 | 4 | |a riadenia |2 slo | |
| 650 | 4 | |a FPGA |2 slo | |
| 650 | 4 | |a PSD |2 slo | |
| 650 | 4 | |a VHDL |2 slo | |
| 650 | 4 | |a FPGA |2 eng | |
| 650 | 4 | |a control |2 eng | |
| 650 | 4 | |a PID |2 eng | |
| 650 | 4 | |a PSD |2 eng | |
| 650 | 4 | |a VHDL |2 eng | |
| 700 | 1 | |a Kocúr, Michal |4 ths |X 55800 |7 A000055800 | |
| 856 | 4 | |u http://is.stuba.sk/zp/portal_zp.pl?podrobnosti=97636 | |
| 996 | |b 284ER01643 |c E*Bc- 1643 |l EE31 |s P |a 0 |w stuzp49320_0001 | ||
| SQL | |a stuzp49320 |b DBP |c SLO |d Hardvérová realizácia PID algoritmov na obvodoch FPGA |e 53550 |f Buranský, Patrik |g 035000 |h 55800 |i Kocúr, Michal |j 20150706 |k 73 |l 03 |m http://is.stuba.sk/zp/portal_zp.pl?podrobnosti=97636 |n B-API |o 9.2.9. aplikovaná informatika | ||