Skip to content
VuFind
Login
Language
Slovak
English
Deutsch
Español
Français
Italiano
Português
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
VHDL Visualizer: HDL Model Vis...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Loading…
VHDL Visualizer: HDL Model Visualization with Simulation-Based Verification
Saved in:
Bibliographic Details
Main Authors:
Macko, Dominik, 1988-
(Author)
,
Jelemenská, Katarína, 1962-
(Author)
Format:
Article
Language:
English
Subjects:
návrh hardvéru
digitálny systém
simulácia
verifikácia
VHDL
vizualizácia
Tags:
Add Tag
No Tags, Be the first to tag this record!
View in STU Opac
Holdings
Description
Comments
Similar Items
Staff View
Similar Items
Digital System Verification Using Simulation and Visualization
by: Holubov, Andrii
Published: (2024)
Digital Design : An Embedded Systems Approach Using VHDL
by: Ashenden, Peter J.
Published: (2008)
Verifikácia digitálnych systémov pomocou webových technológií
by: Lihan, Kamil
Published: (2022)
Číslicové systémy a jazyk VHDL
by: Pinker, Jiří, et al.
Published: (2006)
Jazyk VHDL
by: Douša, Jiří
Published: (2003)